Enhanced Scale Free CORDIC

Guide : Prof. K. Sridharan

Verilog implementation of an enhanced version of CORDIC which does not require scale compensation. Based on the paper “Enhanced Scaling Free CORDIC” by Jamie et al. Simulation of a enhanced CORDIC which does not require scale compensation. Project was a part of the course DSP Architectures and Embedded Systems. (Github Link)